

DESIGN OF CONTROL CIRCUIT FOR AN
INVERTER

NURFAIZA HANIM BINTI MOHD SALEH

SCHOOL OF MICROELECTRONIC ENGINEERING
UNIVERSITI MALAYSIA PERLIS
MALAYSIA
2007

DESIGN OF CONTROL CIRCUIT FOR AN INVERTER

by

NURFAIZA HANIM BINTI MOHD SALEH

Report submitted in partial fulfillment
of the requirements for the degree
of Bachelor of Engineering



UniMAP

APRIL 2007

ACKNOWLEDGEMENT

Bismillahirrahmanirrahim, in the name of Allah s.w.t the most gracious, the merciful, and to our prophet Muhammad s.a.w. Alhamdulillah, at last I have finished my final year project report after struggling to complete it.

I would like to thank to my project supervisor, Mr. Mohd Nazrin Bin Md.Isa for his kindness, comments, support and concern in helping me in completing this report. He also gives me his suggestions to do the project on schedule and thanks for his patience. Although he has busy with his job but he still spends time to teach me about this project. Without him, I will face difficulty in completing this project. Here I also like to express our deep sense of gratitude and appreciation to my project coordinator Mr. Rizalafande Bin Che Ismail and to my lecturers for their concern to helping me to handle this project.

Lastly, thanks to my lovely parents, Laboratory Technicians and also my friends for giving much and good supporting times to help me to finish this project and project report. Without them, it is so hard for me to complete this project.

Finally, I would like to thank for those individuals who have shared their suggestions and evaluations of this project.

APPROVAL AND DECLARATION SHEET

This project report titled Design of Control Circuit for An Inverter was prepared and submitted by Nurfaiza Hanim Mohd Saleh (Matrix Number: 031030725) and has been found satisfactory in terms of scope, quality and presentation as partial fulfillment of the requirement for the Bachelor of Engineering (Electronic Engineering) University Malaysia Perlis (UniMAP).

Checked and Approved by

**(MOHD NAZRIN MD. ISA)
Project Supervisor**

**School of Microelectronic Engineering
University Malaysia Perlis**

April 2007

MEREKABENTUK LITAR KAWALAN PENYONGSANG

ABSTRAK

Tesis ini membangunkan kawalan suis fasa tunggal titian pengimbal *Sinusoidal Pulse Width Modulation* (SPWM). Teknik yang digunakan untuk merekabentuk litar kawalan penyongsang ini ialah menggunakan VHDL *programming* dan *Altera Quartus II*. Kerangka kerja utama untuk kawalan penguisan terbentuk di mana merangkumi penggunaan teknologi *Metal Oxide Semiconductor Field Effect Transistor* (MOSFET). Berdasarkan kepada teori, teknik penguisan untuk litar pengimbal diperlukan untuk menghasilkan gelombang keluaran yang hampir sama dengan gelombang sinus tulen yang dihasilkan oleh pengimbal unggul. Oleh itu, kaedah penguisan yang mempunyai fleksibiliti yang tinggi digunakan bagi mendapatkan penguisan tulen gelombang sinus *Pulse Width Modulation* (PWM) yang sempurna dari terminal keluaran litar penyongsang. Terdapat tiga bahagian litar dalam merekabentuk litar kawalan penyongsang ini, iaitu perisian, litar pengantara muka dan litar penyongsang. Simulasi digunakan untuk mengesahkan keputusan selanjutnya bagi mendapatkan keluaran asli daripada rekabentuk perkakasan. *Field Programmable Gate Array Technology* (FPGA) adalah salah satu bahagian yang sesuai dalam merekabentuk litar penguisan. Untuk frekuensi penguisan projek ini ialah 2.083 kHz dengan frekuensi asasnya ialah 50.25 Hz adalah keluaran yang diuji daripada litar penyongsang.

ABSTRACT

This thesis develops sinusoidal pulse width modulation (SPWM) technique switching for single phase bridge inverter. This technique is design using (VHDL) programming with Altera Quartus II environment. A general framework for switching control is developed, which encompasses relevant Metal Oxide Semiconductor Field Effect Transistor (MOSFET). Theoretically, the switching technique for inverter circuit need to produce output waveform as close as the purely sine wave as generated by the ideal inverter. Therefore, this method is developed with high programming flexibility as to accomplish purely sine wave from the inverter output terminal. Three part circuits of the design are involved software development, interface circuit and the inverter circuit. Simulations are used to further corroborate the results and done prior to the hardware design. Field Programmable Gate Array (FPGA) Technology is adapted as the part of the circuit design in order to control the switching of the inverter switches. The switching frequency of this project is 2.083 khz with the fundamental frequency of 50.25 hz out from the tested inverter.

TABLE OF CONTENTS

	Page
ACKNOWLEDGEMENT	i
APPROVAL AND DECLARATION SHEET	ii
ABSTRAK	iii
ABSTRACT	iv
TABLE OF CONTENTS	v
LIST OF TABLES	viii
LIST OF FIGURES	ix
LIST OF SYMBOLS, ABBREVIATIONS OR NOMENCLATURE	xi
CHAPTER 1 INTRODUCTION	
1.1 Historical Background	1
1.2 Project Overview	2
1.3 Objective	3
1.4 Introduction	4
1.5 Thesis Organization	5
CHAPTER 2 LITERATURE REVIEW	
2.1 FPGA(Field Programmable Gate Array) Architecture	7
2.1.1 Active Serial Mode	8
2.1.2 JTAG (Joint Test Action Group) Mode	8
2.2 UP3 Education Kit	10
2.3 Inverter	12
2.3.1 Square wave inverters	13
2.3.2 Pulse Width Modulated(PWM) inverter	13

2.3.3	Single Phase inverter with voltage cancellation	13
2.4	Generation of Sinusoidal Pulse Width Modulation Signal	14
2.5	Inverter Switching Scheme	16
2.5.1	Square wave inverters	17

CHAPTER 3 METHODOLOGY

3.1	Project Methodology	20
3.2	Designing Switching Pulse	21
3.3	Downloading Design into UP3 Board	23
3.4	Development of the Control Circuit	26
3.5	Testing Control Circuit and the Pulses	34

CHAPTER 4 RESULTS AND DISCUSSION

4.1	Output Waveform from software part	38
4.2	Testing Buffer	41
4.3	Testing MOSFET IRF840	42
4.4	Combined UP3 board and circuit	44
4.5	Discussion	45

CHAPTER 5 CONCLUSION

5.1	Summary	46
5.2	Recommendation for Future Project	47

REFERENCES		48
-------------------	--	----

APPENDICES		49
-------------------	--	----

Appendix A VHDL Programming

Appendix A(i) Flow Summary Compilation of VHDL Programming

Appendix A(ii) Simulation Waveform

Appendix A(iii) Flow Summary Compilation of Block Diagram

Appendix B Data Sheet

- 1) Buffer 74LS244
- 2) Transistor 2N222
- 3) MOSFET IRF840

LIST OF TABLES

Tables No.		Page
2.1	Active Serial Header (JP11)	9
2.2	J2 Connector Pin Number	12
3.1	Function Table for 74LS244	27
3.2	Control Strategy Perform of Switches	30
4.1	Data Testing for IRF840	43

LIST OF FIGURES

Figures No.		Page
1.1	Project overview	2
1.2	Basic Block Diagram of Bridge Inverter with Control Circuit	4
2.1	Active Serial and JTAG header	9
2.2	UP3 Board	11
2.3	Expansion Prototype Connector-J2	11
2.4	Conventional Method to generate SPWM signal	14
2.5	Basic Bridge inverter circuit	16
2.6	Square wave Inverters;(a),(b) Switching Signal (c) V_{AN} , (d) V_{BN} , (e) V_o	18
3.1	The Project Methodology	20
3.2	SPWM Switching Pulse	22
3.3	Summary for compilation of VHDL Programming	23
3.4	Block Diagram	24
3.5	Expansion Prototype Connector-J2	24
3.6	Connection Loading The Design	25
3.7	Connection Diagram for 74LS244	26
3.8	Interface Circuit	28
3.9	Single Phase Bridge Inverter	29
3.10	Inverter circuit	30
3.11	PWM Inverters;(a),(b) Switching Signal (c) V_{AN} , (d) V_{BN} , (e) V_o	32
3.12	Control Circuit Schematic	33

3.13	Actual Control Circuit	34
3.14	Buffer Circuit	35
3.15	Interface Circuit	36
3.16	Inverter Circuit	36
3.17	Connection for Tersting Control Circuit	37
4.1	Software Output Waveform	38
4.2	Output Waveform from UP3 Board	39
4.3	Output Waveform	40
4.4	Waveform for voltage measurement	40
4.5	Waveform for time measurement	41
4.6	Output Testing for Buffer	41
4.7	Output Buffer	42
4.8	MOSFET IRF840	42
4.9	IRF 840 Waveform	43
4.10	Output waveform	44

LIST OF SYMBOLS, ABBREVIATIONS OR NOMENCLATURE

VLSI	Very Large Scale Integration
VHDL	VHSIC Hardware Description Language
FPGA	Field Programmable Gate Array
UP3	University Programme 3
DC	Direct Current
AC	Alternative Current
UPS	Uninterreptible Power Supply
SRAM	Static Random Acess Memory
JTAG	Joint Test Action Group
BST	Boundary Scan Test
PCBs	Printed Circuit Boards
AS	Active Serial
MSE	Mode Select Enable
CSIs	Current Source Inverters
VSIs	Voltage Source Inverters
SPWM	Sinusoidal Pulse Width Modulation
CAD	Computer Aided Design
Les	Logic Elements