

Characterization of Alignment Mark to Obtain Reliable Alignment Performance in Advanced Lithography

NORMAH BT AHMAD (0530110048)

A thesis submitted In fulfillment of the requirements for the degree of Master of Science (Microelectronics)

School of Microelectronics Engineering UNIVERSITI MALAYSIA PERLIS

2007

## DECLARATION

I hereby declare that the work in this thesis is my own except for quotations and summaries which have been duly acknowledged.

20 July 2007

NORMAH BT AHMAD

Thi ade'

Saya akui kerja ini adalah hasil kerja saya sendiri kecuali nukilan dan ringkasan yang tiap satunya elah saya nyatakan dengan jelas sumbernya

20 Julai 2006

NORMAH BT AHMAD

### ACKNOWLEDGEMENT

I would like to take this opportunity to acknowledge my university supervisor, Prof Madya Dr. Uda Hashim and my company supervisor, Mr. Mohd Jeffery Manaf, Member of Technical Staff for Back End Process, Silterra for their encouragement and supervision of my master project. Their guidance and advice is the key to the accomplishment of this project.

A special thanks to Silterra photolithography group and manufacturing group for their support in this project. This special thanks also goes to Khairil Inawan Mohammed (photo process side), Mr Dan Towry (DOE advised), Mr Ooi Chung Khoon (ASML Application Engineer), Mohd Prasad Hanif (Thin Film Process Engineer – Metal Deposition), Michelle (CMP Process Engineer – Tungston) and Mr Huang Kok Liang (CMP Process Engineer – Oxide) for directly assisting me throughout this project.

I also in debt to Silterra HRD groups such as Ms Lena Tan, Mr. Abdullah bin Lin, Nor Asmah and Nor Shafarina for their support in managing the postgraduate internship program.

Last but no least, I would like to thank my lovely family, Mohd Azmir, and friends for giving their full support when I most need it.

## SILTERRA (M) SDN BHD



Silterra (M) Sdn Bhd was founded in November 2005 as Wafer Technology (M) Sdn Bhd. It was renamed as Silterra Malaysia Sdn Bhd in December 1999. It is a project from Malaysia national government to promote front and semiconductor manufacturing and a catalyst for high technology investment in Malaysia

Its manufacturing facility is situated at Kulim High Technology Park, Kulim Malaysia. It is a SMIF Class 1 mini environment, which utilizes Computer Integrated Manufacturing (CIM) for control of all process equipment. The fab is designed with a maximum capacitiy of 40 thousands wafer per month. It utilize 100% scanner lithography equipment and able to manufacture wafer technology to 0.13mm process technology

This research was sponsored by Silterra (M) Sdn Bhd. The company also provided their facilities and technical support to this research. This research work was done in photolithography module at their manufacturing facilities at Kulim, Malaysia.

# TABLE OF CONTENTS

CHAPTER	TITLES	PAGES
	Will be a second of the second	
ACKN	NOWLEDGEMENTS	i
SILTI	ERRA (M) SDN BHD	ii
TABL	LE OF CONTENTS	iii
LIST	NOWLEDGEMENTS ERRA (M) SDN BHD LE OF CONTENTS OF TABLES OF FIGURES	viii
LIST	OF FIGURES	xi
GLOS	SSARY OF ABBREVIATION	xviii
LIST	OF TECHNICAL DEFINITION	xix
ABS	RAK (BM)	XX
ABST	TRACT (ENGLISH)	xxi
1.0 BAC	KGROUND	1
1.1	Introduction	1
1.2	Semiconductor Fabrication and Future Trend of Lithograph	y 4
1.3	Problem Statement	10
1.4	Objective	11

	1	.4	Research	1 Scope	12
	1	1.5	Thesis C	Overview	12
2.0	j	LITEI	RATURI	E REVIEW	14
	1 1	2.1	Introduc	etion	14
	9	2.2	Algorith	Scanner Alignment System  Alignment Process  ent Strategy  Alignment Method	15
		2.3	ASML	Scanner Alignment System	18
		2.4	Basic A	dignment Process	23
		2.5	Alignm	ent Strategy	25
			2.5.1	Alignment Method	25
			2.5.2	Alignment Sequence	26
			2.5.3	Optical Position Detection Method	29
			2.5.4	Angnment Mark Design	31
		2.6	Overla	Overview	32
		2.7	Process	s Effect on Alignment Performance	39
	× V	5	2.7.1	Sputtering Deposition Process	40
			2.7.2	Tungsten Deposition	43
			2.7.3	Chemical Mechanical Planarizing (CMP) Process	45
		2.8	Techni	que to Improve/Characterize Alignment Performance	50
			2.8.1	Simulation	51
			2.8.2	Equipment/Alignment Algorithm	52
			2.8.3	Processing	53
			2.8.4	Alignment Mark Type	54

3.1	Introdu	action	56
3.2	Equipr	nent and Consumables	57
	3.2.1	Introduction	57
	3.2.2	Equipment	58
	3.2.3	Consumables	60
3.3	Robus	t Alignment Mark Characterization	61
	3.3.1	Introduction Software Description	61
	3.3.2	Software Description	61
	3.3.3	Design of Experiment Methodology	62
	3.3.4	Alignment Mark Naming Convention	63
3.4	Align	ment Characterization	67
	3.4.1	La Control	67
	3.42	Metall Alignment Evaluation	68
.x	3.4.3	Vial Alignment Evaluation	71
 15	3.4.4	Contact Mark and Metal Mark Comparison	74
	3.4.5	Effect of Alignment Mark Feature Size on Alignment	
		Signal	75
	3.2.6	New Metal Mark Design Evaluation	75
3.3	Statis	tical Data Analysis	76
	3.3.1	Introduction	76
	3.3.2	Weighted Average Criteria Matrix	77
	3.3.3	Alignment Capability Analysis	78

	4.1	Introdu	action	80
	4.2	Alignn	nent Characterization Experiment Analysis	80
		4.2.1	Metal1 Layer Analysis	80
		4.2.2	Vial Layer Analysis	93
		4.2.3	Comparison between via mark and metal mark	107
		4.2.4	Effect of Alignment Mark Feature Size on Alignment	
			Signal	116
		4.2.5	New Metal Mark Design on Alignment Performance	134
			Olle	
5.0	CON	CLUSIO	New Metal Mark Design on Alignment Performance	152
			CX.CX	
	5.1	Introd	uction	152
	5.2	Concl	usion	153
	5.3	Recon	nmendation	155
	Nis			
REFERE	NCES			156
APPEND	ICES			164
A	Publi	cation		164
	A-1	Align	ment Mark Architecture Effect on Alignment Signal	
		Beha	vior in Advanced Lithography	167

80

vi

RESULTS AND DISCUSSION

4.0

	A-2	Characterization of Robust Alignment Mark to Improve	
		Alignment Performance	168
	A-3	Factors Affecting Alignment Quality in Advanced Lithography	169
	A-4	Effect of Alignment Architecture on Alignment Signal Behavior	
		In Advanced Lithography	170
	A-5	Characterization of Alignment Strategy to Obtain Reliable	
		Alignment Performance	171
	A-6	Characterization of Alignment Strategy to achieve Reliable	
		Alignment Performance	172
	A-7	Characterization of Alignment Strategy to achieve Reliable	
		Alignment Accuracy in Advanced Lithography	173
	A-8	Effect of Alignment Mark Depth on Alignment Signal	
		in Advanced Lithography	174
	A-9	Process Inpact on Alignment Performance	175
В	Raw	lata for new wall metal alignment mark analysis	176
C	Samp	Capability Analysis from JMP Software	177
D	Box a	nd Whiskers Plot Analysis	178
	Weigl	nted Average Criteria	179

# LIST OF TABLES

TABLES	TITLES	PAGES
Table I	Brief description on integrated circuit fabrication process	6
Table II	Overlay requirement and Feature Size	10
Table III	Units used in expressing everlay parameter	38
Table IV	CMP Mechanism Description	46
Table V	Process Split based on DOE	63
Table VI	Alignment Mark Characteristics	64
Table VIII	Experiment process flows	67
Table IX	Alignment mark formation at contact layer	69
Table X	Photolithography Process Specification for Metal 1 Masking Step	71
Table XI	Motall Alignment Mark formation	72
Table XH	Photolithography Process Specification for Via1 Masking Step	74
Table XIII	Procedure to do decision matrix	77
Table XIV	Typical Weigh Rating	77
Table XV	Alignment Mark Feature Size	82
Table XVI	Weighted Average Criteria Matrix for Metall Layer Alignment	91
Table XVII	Weighted Average Cpk Matrix for Metall Layer Alignment	92

Table XVIII	Weighted Average Criteria Matrix (Alignment Parameter) for Via1	
	Layer Alignment	103
Table XIX	Weighted Average Cpk Matrix (Alignment Parameter) for Vial	
	Layer Alignment	104
Table XX	Weighted Average Criteria Matrix (Overlay) for Vial Layer	
	Alignment	105
Table XXI	Weighted Average Cpk Matrix (Overlay) for Vial Layer Alignment	106
Table XXII	A summarized results based on decision matrix for vial	107
Table XXIII	Comparison between Contact Mark and Metal Mark;	
	Wafer Quality/Signal Strength Parameters	112
Table XXIV	Alignment Mark used in the experiment	117
Table XXV	Weighted average criteria matex for different no. of grating	
	for via mark	124
Table XXVI	Weighted Average cpk Matrix for different type of via	
	alignment nearly grating	125
Table XXVII	Weighted average criteria matrix for different no. of grating	
	for metal mark	133
Table XXVII	I Weighted Average Cpk Matrix for different type of metal	
	alignment mark grating.	133
Table XXIX	Metal Mark Performance	133
Table XXX	Weighted Cpk Analysis for Alignment Parameter (standard via mark,	
	metal mark, and the new wall metal mark comparison)	150

This item is protected by original copyright

# LIST OF FIGURES

TABLES	TITLES PAG	GES
Figure 1.1	Lithography and Overlay Trend versus feature size Czochralski technique Front-end process flow Back-end Process flow Photolithography process flow	3
Figure 1.2	Czochralski technique	5
Figure 1.3	Front-end process flow	7
Figure 1.4	Back-end Process flow	7
Figure 1.5	Photolithography process flow	8
Figure 2.1	Basic problem that alignment wark modeling must be solved to	
	determine the alignment mark location	16
Figure 2.2	Basic polarization states. (a) Tangential Electric (TE)	
	(b) Tangential Magnetic (TM)	17
Figure 2.3	Parameters that is believed to have an effect on WQ.	
	(a) Mark depth (b) Duty cycle (c) Number of alignment mark segment	21
Figure 2	Basic Alignment Process Flow	23
Figure 2.5	Alignment Condition (a) When there is an error during alignment	
	(b) A perfect alignment condition	24
Figure 2.6	Level-to-level alignment tree	27
Figure 2.7	Zero Level Alignment	28
Figure 2.8	Off Axis (OA) Alignment Method	29
Figure 2.9	Through-The-Lens Alignment	30

Figure 2.10	A simple cross shape alignment mark	31
Figure 2.11	Grating alignment mark	32
Figure 2.12	Overlay measurement box	33
Figure 2.13	Translation phenomenon	35
Figure 2.14	Rotation error	35
Figure 2.15	Expansion/Scaling Error	35
Figure 2.16	Intrafield Magnification	36
Figure 2.17	Intrafield Magnification  Reticle Rotation Error  Trapezoid Error	37
Figure 2.18	Trapezoid Error	37
Figure 2.19	Scaling/Magnification Error (a) Interfield Error (b) Intrafield Error	38
Figure 2.20	Theoretical aluminum particle growth behavior	41
Figure 2.21	Illustration of asymmetric alignment mark profile from cold	
	aluminum deposition	42
Figure 2.22	A symmetric man profile after aluminum deposition	42
Figure 2.23	Under filled alignment mark	43
Figure 2.24	Filled Augnment Mark Structure (a) Trench width, w is less	
	than tungsten thickness, t (b) Mark depth, h is less than	
	tungsten thickness, t.	44
Figure 2.25	CMP process will selectively remove the higher elevation features	45
Figure 2.26	Effect of CMP on alignment mark characteristics.	
	(a) Alignment target polished flat (b) Symmetrically recessed	
	(c) Asymmetrically recessed alignment target	47
Figure 2.27	Expected alignment mark profile post CMP process.	
	(a) Perfect rectangle shape (b) Asymmetrical profile	48

Figure 2.28	Alignment mark surrounding effect - dishing and erosion	49
Figure 3.1	Track Equipment	58
Figure 3.2	ASML Scanner	59
Figure 3.3	KLA 5300 Overlay Metrology	60
Figure 3.4	Experimental Design pattern generated from JMP	62
Figure 3.5	Solid color represent scribe lane area and the pattern background	
	represent primary area	65
Figure 3.6	A type alignment mark	65
Figure 3.7	B type alignment mark	65
Figure 3.8	represent primary area  A type alignment mark  B type alignment mark  C type alignment mark	65
Figure 3.9	Alignment Mark Architecture (a) Alignment mark defined at	
	contact/via layer (via/contact ) (b) Alignment mark defined	
	at metal layer (metal mark)	66
Figure 3.10	Alignment Mark Goss Sectional View. (a) Poly Block Mark	
	(b) No Poly Block Alignment Mark	66
Figure 3.11	Characterization experiment flow for Metall Masking Step	70
Figure 3.12	Characterization experiment flow for Via	73
Figure 4	Alignment Signal Strength Quality (WQ) vs. Alignment Mark Type	
	at Metal 1 Layer	82
Figure 4.2	Aluminum Deposition	83
Figure 4.3	Asymmetric Alignment Mark Profile after Aluminum Deposition	84
Figure 4.4	Delta Shift vs. Alignment Mark Type at Metal1 Layer	85
Figure 4.5	Mark Residue vs. Alignment Mark Type at Metal 1 Layer	85
Figure 4.6:	MCC vs. Alignment Mark Type at Metal 1 Layer	86

Figure 4.7	Overlay Parameter vs. Alignment Mark Type at Metal 1 Layer	
	(a) Overlay/Misregistration (b) X Expansion	
	(c) Y Expansion (d) Rotation	88
Figure 4.8	Alignment Signal Strength Quality (WQ) vs. Alignment Mark	
	Type at Vial Layer	95
Figure 4.9	MCC vs. Alignment Mark Type at Via 1 Layer	96
Figure 4.10	Delta Shift vs. Alignment Mark Type at Vial Layer	97
Figure 4.11	Mark Residue vs. Alignment Mark Type at Via 1 Laver	98
Figure 4.12	Overlay vs. Alignment Mark Type at Vial Lave	99
Figure 4.13	Rotation vs. Alignment Mark Type at Vial Layer	100
Figure 4.14	X_Expansion vs. Alignment Mark Type at Via1 Layer	100
Figure 4.15	Y_Expansion vs. Alignment Mark Type at Via1 Layer	101
Figure 4.16	Cross sectional view of alignment mark (a) Contact Mark.	
	The arrow shows arench structure (b) Metal Mark	108
Figure 4.17	Alignment Signal Strength for A* mark	110
Figure 4.18	Alignment signal strength for AH53 Mark (a) Alignment Mark	
	is inside the primary area (circuit area)	
	(b) Alignment is printed at the scribe lane area	111
Figure 4.19	Alignment signal strength for AH74 mark	111
Figure 4.20	A possible reflected light behavior when using metal mark	113
Figure 4.21	A reflected light behavior from contact mark	114
Figure 4.22	MCC trend for A* mark	114
Figure 4.23	MCC trend for B* mark. (a) B* mark at primary area	
	(b) B* mark at scribe lane area	115

Figure 4.24	MCC trend for C* mark	115
Figure 4.25	Alignment Signal Strength Quality vs. Number of	
	Alignment Mark Grating for via mark	118
Figure 4.26	Two grating via mark profile (A mark type)	119
Figure 4.27	Three grating via mark profile (B mark type)	119
Figure 4.28	Four grating via mark profile (C mark type)	119
Figure 4.29	Aluminum Deposition Process  Asymmetric Alignment Mark Profile post  Aluminum Deposition Thickness	121
Figure 4.30	Asymmetric Alignment Mark Profile post	
	Aluminum Deposition Thickness	121
Figure 4.25	Mark Residue vs. Alignment Mark Grating for via mark	122
Figure 4.26	MCC vs. Alignment Mark Grating for via mark	123
Figure 4.27	Delta Shift vs. Alignment Mark Grating for via mark	123
Figure 4.28	Alignment Signal Strength Quality (WQ) vs.	
	Number of Alignment Mark Grating for metal mark	126
Figure 4.29	Two grating metal mark profiles	126
Figure 4.30	Three graing metal mark profiles	127
Figure 4.31	Four grating metal mark profiles	128
Figure 432	WQ trend for percentage of measurement data outside the	
	specification limit vs. no of Grating for metal mark	128
Figure 4.33	MCC vs. Alignment Mark Grating for metal mark	129
Figure 4.34	Delta Shift vs. Alignment Mark Grating for metal mark	130
Figure 4.35	Delta shift trend for percentage of measurement data	
	outside the specification limit vs. no of Grating for metal mark	130
Figure 4.36	Cpk trend for WQ parameters (metal mark)	131

Figure 4.37:	Cpk trend for MCC parameters (metal mark)	132
Figure 4.38	Cpk trend for Delta Shift parameters (metal mark)	132
Figure 4.40	3 types of reflected ray from a typical architecture of	
	metal alignment mark	135
Figure 4.41	New design of metal Alignment Mark	135
Figure 4.42	WQ trend for standard via mark, metal mark,	
	and the new wall metal mark (a) Red Laser (b) Green Laser	137
Figure 4.43	WQ standard deviation trend for standard via mark, metal mark,	
	and the new wall metal mark (a) Red(b) Green	138
Figure 4.44	Percentage of measurement data (WQ) outside acceptable limit	
	for standard via mark, metal mark, and the new wall metal mark	139
Figure 4.45	MCC trend for standard via mark, metal mark,	
	And the new wall metal wark a) Red(b) Green	140
Figure 4.46	MCC Standard Deviation Trend for standard via mark,	
	metal mark and the new wall metal mark (a) Red (b) Green	141
Figure 4.47	Percentage of measurement data (MCC) outside	
	acceptable limit for standard via mark, metal mark,	
	and the new wall metal mark	142
Figure 4.48	Delta Shift trend for standard via mark, metal mark, and	
	the new wall metal mark (a) Red (b) Green	143
Figure 4.49	Delta Shift Standard Deviation Trend for standard via mark,	
	metal mark, and the new wall metal mark (a) Red (b) Green	144

Figure 4.50	Percentage of measurement data (delta shift) outside	
	acceptable limit for standard via mark, metal mark,	
	and the new wall metal mark	144
Figure 4.51:	Mark Residue behavior for standard via mark, metal mark,	
	and the new wall metal mark (a) Trend	
	(b) Mark Residue Standard Deviation trend	145
Figure 4.52	Percentage of measurement data (mark residue) outside	
	Percentage of measurement data (mark residue) outside acceptable limit for standard via mark, metal mark,	
	and the new wall metal mark	146
Figure 4.53	Overlay for standard via mark, metal mark, and the new wall	
	metal mark (a) Registration (b) Overlay Parameter	147
Figure 4.54	Standard Deviation Trend for standard via mark, metal mark,	
	and the new wall metal mark (a) Overlay (b) Overlay Parameter	148
Figure 4.55	Percentage of measurement data (overlay) outside acceptable	
	limit for standard via mark, metal mark, and the new wall metal mark 149	
Figure 4.56	Weighted Average Cpk Analysis (Total Score (both alignment and	
	avorlay performance)) vs. alignment mark types	151
^		

### GLOSSARY OF ABBREVIATION

IC Integrated Circuit

Compact Disc CD

Physical Vapor Deposition PVD

Chemical Vapor Deposition CVD

Chemical Mechanical Planarizing **CMP** 

Interlayer Dielectric ILD

IMD Inter Metal Dielectric

Design of Experiment DOE

orieinal copyries? Sing High Order Enhanced Alignment ATHENA

WO

MCC Multiple Correlation Coefficient

DS

Off Axis OA

TTL Through-the-lens

Bottom Anti Reflective Coating BARC

C18 CMOS18 Process Technology

C13 CMOS13 Process Technology

CMOS Complimentary Oxide Semiconductor

Wafer Quality WQ

WWQ Worst Wafer Quality

## LIST OF TECHNICAL DEFINITION

Wafer Quality A ratio signal strength to baseline signal comes directly from alignment mark (%) Multiple Correlation Coefficient The fit of the measured alignment signal to the baseline signal Delta Shift Systematic shift between & we Rooes each mark fit to the calculated Mark Residue grid © This item is protected Overlay The difference, O, between the vector position, P1, of a substrate geometry and the

vector position of the corresponding point, P2,

in an overlaying layer. O = P1-P2

### Abstract (BM)

Pengecilan semikonducktor fabrikasi telah mengetatkan overlai toleran. Toleran yang ketat ini memerlukan prestasi jajaran yang sangat stabil. Tujuan kajian ini dijalankan adalah untuk membentuk satu eksperimen pencirian tanda jajaran yang systematic dan menentukan tanda jajaran yang mantap bagi lapisan via1 dan metal1. Kajian ini meliputi empat aspek iaitu untuk mendapatkan tanda jajaran yang mantap bagi lapisan vial dan metall, perbandingan antara tanda jajaran 'via' dan 'metal', perbandingan antara saiz tanda jajaran, dan menilai pretasi tanda jajaran 'metal' yang baru. Untuk mencapai objective ini, sebuah experiment telah dibentuk dengan mengvariasikan ketebalan tungsten, aluminum, lapisan oksida, dan masa 'over polish'. 15 tanda jajaran telah dinilai dalam kajian ini. . Terdapat lima penemuan utama dalam eksperimen ini. B2 dengan 'weighted' score tertinggi (4979 untuk kemampuan analysis dan 75.16 untuk Cpk analysis)adalah tanda jajaran yang terbaik untuk lapisan Metall. A3 dengan weighted score tertinggi (2173.52 untuk kemampuan analysis dan 2800 untuk Cpk analysis )adalah tanda jajaran yang terbaik untuk lapisan Vial dalam proses variasi yang telah diterapkan. Apabila perbandingan dibuat antara tanda jajaran via dan tanda jajaran metal, tanda jajaran via lebih peka kepada Satu lagi penemuan penting adalah tanda jajaran baru 'wall' sesuai digunakan dalam persekitaran pembuatan ini kerana ia menunjukkan signal kualiti yang bertambah baik. Penemuan dalam eksperimen ini telah menjadi dasar kepada

bertambah baik. Penemuan dalam eksperimen ini telah menjadi das penggambaran cirri jajaran utk C18 teknologi dan teknologi yang lebih terkini.

## Abstract (English)

The continued downscaling of semiconductor fabrication has imposed increasingly tighter overlay tolerances. Such tight tolerances will require very high performance in alignment. Hence, the objective of this research to establish characterization process for alignment evaluation and to determine the robust alignment strategy for via 1 and metal 1 masking layers. This research covers four aspects, namely to find robust alignment mark for Metall and Vial layer, alignment performance comparison between via mark and metal mark, alignment mark feature size effect on alignment signal, and to evaluate the new metal alignment mark performance. In order to achieve these objectives, a fractional factorial experiment with 4 parameters variation (tungsten thickness, over polish time, aluminum thickness, and final oxide thickness) and one duplicate was developed. Fifteen alignment mark types were evaluated. Based from the characterization experiment, B2 mark with highest capability score (4979) and weighted Cpk score (75.16,0) the most robust alignment mark for Metal1 layer. A3 is the most robust alignment mark for Via 1 layer. A3 mark gives the highest total score in weighted average capability analysis (2173.52) and Cpk analysis (2800). Based on this work, contact mark (s, more sensitive to process variation as it pattern formation involved 6 processing steps compared to 3 steps for metal mark. For via mark, big mark size (more than 2.6 µm) gives bad alignment signal quality compared to the smaller feature size. Regardless of nork size, alignment signal generates by metal mark gives comparable results. Two types of new metal alignment mark designs (B8 and B9) were evaluated in this experiment. The results were compared with standard metal mark (B6) and standard via mark (B4). B8 gives the best overall alignment and overlay performance since it gives the highest total in weighted average analysis (140.96) (alignment) and 53.43 (overlay)). The research findings becomes a baseline for C18 O This item is pro technology alignment process and deeady implemented in our production line.

#### CHAPTER 1

#### BACKGROUND

#### 1.1 Introduction

original copyright Integrated circuit is one of the important elements in today's world. It can be found in almost every modern electrical device such as cars, television sets, compact disc (CD) players, cellular phones, etc. Before IC was introduced in the 50's, electric circuits were assembled manually by soldering each discrete component and connecting them with wire [31, 32].

However problems started to rise as the circuit becomes more complicated [33]. The tendency to make even a single faulty connection was increased. Additionally, the connection may not remain intact, which in turn lead to faulty connection. The circuit component size would not be able to shrink to the nano-scale regime. This means that the component size was big and the interconnection wire was very long. It is unadvisable to use long interconnecting wire, as the electric signal couldn't travel fast enough, eventually deteriorating the application performance [31]. Geoffrey W.A.