dc.contributor.author | Sharma, Prachi | |
dc.contributor.author | Gupta, Navneet | |
dc.date.accessioned | 2017-10-11T03:36:00Z | |
dc.date.available | 2017-10-11T03:36:00Z | |
dc.date.issued | 2017 | |
dc.identifier.citation | International Journal of Nanoelectronics and Materials, vol.10 (2), 2017, pages 101-110 | en_US |
dc.identifier.issn | 1985-5761 (Printed) | |
dc.identifier.issn | 1997-4434 (Online) | |
dc.identifier.uri | http://dspace.unimap.edu.my:80/xmlui/handle/123456789/49933 | |
dc.description | Link to publisher's homepage at http://ijneam.unimap.edu.my/ | en_US |
dc.description.abstract | In this paper, we have presented the effect of the density-of-states (DOS) parameters on the performance of n-channel top gated staggered nc-Si TFT. The analysis was performed using ATLAS 2D TCAD simulator from SILVACO. The variation in DOS in nc-Si material and thus on the TFT device performance occurred by altering the channel length and channel quality is presented. The simulation results reveal that the increase in channel length and the degradation in channel quality degrade the trans-conductance and drain current. By iterating the order of parasitic resistance and the value of characteristic decay energy related to material quality, the same trend is achieved for simulated and experimental results for nc- Si TFT with W/L=200μm/50μm. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Universiti Malaysia Perlis (UniMAP) | en_US |
dc.subject | Nanocrystalline silicon | en_US |
dc.subject | Thin film transistor | en_US |
dc.subject | TCAD | en_US |
dc.subject | ATLAS | en_US |
dc.subject | Channel length | en_US |
dc.subject | Density of states | en_US |
dc.title | Two dimensional simulation and analysis of density-of-states (DOS) in top-gated nanocrystalline silicon thin film transistor (nc-Si TFT) | en_US |
dc.type | Article | en_US |
dc.contributor.url | prachi.sharma@pilani.bits-pilani.ac.in | en_US |
dc.contributor.url | ngupta@pilani.bits-pilani.ac.in | en_US |