• Login
    View Item 
    •   DSpace Home
    • Final Year Project Papers & Reports
    • School of Computer and Communication Engineering (FYP)
    • View Item
    •   DSpace Home
    • Final Year Project Papers & Reports
    • School of Computer and Communication Engineering (FYP)
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Implementation and analysis of parallel algorithm for matrix multiplication with PTHREAD

    Thumbnail
    View/Open
    Abstract,Acknowledgement.pdf (337.6Kb)
    Introduction.pdf (229.4Kb)
    Literature Review.pdf (389.4Kb)
    Methodology.pdf (439.8Kb)
    Results and Discussion.pdf (968.0Kb)
    Conclusion and Recommendation.pdf (217.1Kb)
    Refference and Appendics.pdf (356.5Kb)
    Date
    2015-06
    Author
    Nik Nor Raqbiyatul Huda, Abdull Rahim
    Metadata
    Show full item record
    Abstract
    Multi-core processors are becoming common and they have built-in parallel computational power and which can only be fully utilized only if the program in execution is written accordingly. Most software today is grossly inefficient, because it is not written with sufficient parallelism in mind. Breaking up an application into a few tasks is not a long-term solution. In order to make most of multi-core processors either lots and lots of parallelism are actually needed for efficient execution of a program on larger number of cores, or secondly, concurrent execution of multiple programs on multiple cores. Matrix Multiplication is used as building block in many of applications covering nearly all subject areas. Matrix calculation generally classical analytical concept such as derivatives of functions or exponentials to matrices. Serial and parallel matrix multiplication is always be a challenging task for the programmers because of its extensive computation and memory requirement, standard test set and broad use in all types of scientific and desktop applications. With the advent of multi-core processors, it has become more challenging. Now all the processors have built-in parallel computational capacity in form of cores and existing serial and parallel matrix multiplication techniques have to be revisited to fully utilize the available cores and to get the maximum efficiency and the minimum executing time.
    URI
    http://dspace.unimap.edu.my:80/xmlui/handle/123456789/41883
    Collections
    • School of Computer and Communication Engineering (FYP) [310]

    Atmire NV

    Perpustakaan Tuanku Syed Faizuddin Putra (PTSFP) | Send Feedback
     

     

    Browse

    All of UniMAP Library Digital RepositoryCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage Statistics

    Atmire NV

    Perpustakaan Tuanku Syed Faizuddin Putra (PTSFP) | Send Feedback